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*	 Objective
The primary objective of this program is to produce two complementary MOB
monolithic chip types containing a register and multiplexer unit to be used in the cen-
tral processing unit of a digital computer.
Scope of Work
The scope of this program involves the partition of the logic into a chip size con-
sistent with the characteristics of the packages; photolithic, mask making, process
and fabrication capabilities; number of pins; chip area; testing requirements and other
factors affecting yield and prod ucibility. Text the logic was implemented by specially
configured circuitry designed to layout ens well as to optimize the performance by tak-
ing full advantage of the unique properties of CMOS logic;. Of the several approaches
considered for generating the LSI CMOS arrays, the CNIOS standard cell array design
technique  was selected. The remainder of the program involved using these
design automation techniques to generate the chip layout, artwork and working master
plates, followed by the fabrication and testing of the two chip types. The delivering of
60 functional LSI arrays complete the program,
Conclusions
Several approaches for implementing the register and multiplexer unit into two
CMOS monolithic chip types were evaluated. The CMOS standard cell array technique
f	
was selected and implemented.
Using this design automation technology, two 1,81 CM0)5 arrays ware desii;7led,
E	 fabricated, packaged and tested for propt,r static, func'tionftl and dynarnic ope.rtttion.
ii
FResults have been documented for 60 units, which were delivered to the Contracting
r
Officer, MSF'C, Huntsville, Alabama, along with the documented results.
r
One of the chip types, multiplexer register type 1, is fabricated on a 0. 143 x 0.133
Inch chip. It uses nine standard cell types for a total. of 54 standard cells, This In-
volves more than 350 transistors and has the functional, equivalent of 111 gates. The
y'
second chip, multiplexer register type 2, is housed on a 0, 12 x 0,12 inch die. It uses
13 standard ceti types, for a total, of 42 standard cells. It contains more than 300
{	 transistors, the functional equivalent of 112 gates.i
All of the hermetically sealed units were initially screened for proper functional
operation. The static leakage and the dynamic leakage were measured, Dynamic
measurements were made and recorded. At 10 V, 14-megabit shifting rates were
measured on multiplexer register type 1. At 5 V these units shifty d data at a
C. G-MHO rates _ The units were designed to operate over the 3-to -15-V operating	 )
range and over a temperature range of -55 0 to 1.25°C.
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INTRODUCTION
f
	
	 This report describes the design, fabrication, testing and evaluation of two custom
Large Scale Integrated (LSI) Complementary MOS (CMOS) integrated circuit arrays
which perform the multiplexer register !unctions as required by the terms of the con-
tract. In addition $ the basic method and approaches used, as well as pertinent support
technology, are described,
A. BASIC APPROACH
The fina selection in determining the two-chip partitioning of the original logic
resulted from'- 'n overall evaluation that considered the foilowing parainetei ens
Chip siz
Number of pine or external connections
i	 Reliability
First level package
Yield
Automatic platter characteristics
Photoreduction tolerances
Mask and process constraints
Design automation characteristics.
None of these parameters by itself offered any serious constraints or was a limit-
ing factor. The sum total evaluation of all these parameters in the time frame in which
the basic design approach was formulated, combined with the primary constraint that
reliable YSI arrays be produced that met the performance requirement, determined the
final design criterion,
1
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6
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Various approaches for implementing the custom arrays were examined. These
included these three approaches:
Manual layout and design and artwork digitizing
Computer interactive design and layout
Computer placement, routing and automatic artwork generation (LSI CMOS
standard cell array approach).
B. SELECTED APPROACH
The LSI CMOS standard cell array approach was selected as the method to mechnn-
ize the CMOS LSI arrays. It 2 This approach uses a series of computer programs to
E	 implement automatic placement and routing of a family of predesigned circuit functions
w
	
	
called standard cells into the desired logic function. The compute :programs then
automatically generate a tape containing instructions to drive alt: ^i itomatic plotter, re-
sulting in final precision artwork. The standard cell CMOS LSI array approach is
described in more detail later in this report.
The standard cell circuit functions are eharaeterizO by circuits that vary in corn=
plexity from simple two-transistor inverters to complex. 20-transistor subsystems.
C. OTHER COMPUTER AIDS AND SIMULATION TECHNIQUES
Circuit, logic, and system simulation techniques were extensively used not only to
.minimize design changes and to shorten the design cycle, but more importantly to
thoroughly analyze, characterize, optimize, as well as to increase the reliability of
the design.
1. Circuit and Device Simulation and Analysis
The circuit cells, as well as larger sections of the array logic, were analyzed
and characterized by a special-purpose computer program capable of performing de
 f
v	 r;
circuit arrays. `l '
.1
` 0'"This parameters of the device models used to characterize the
a
MOS circuitry In the computer program are defined in terms of mark and process
parameters as well as conventional circuit characteristics. This permits the program
to accurately predict performance and operating characteristice; -of the final circuit
array in terms of the fabrication proposs ebaracteri sties as well as the circuit
parameters,	 r
2. Logic Simulation (1,02SIM)
The logic configuration for each of the two chip types was verified by the
LOGSIM (Logic Gate Simulator) S program. This computer program accepts as input
the net list of the logic defined in terms of Boolean gates and automatically generates
a series of output waveforms in response to a given set of input signals, The program
can, compare the computed output 6-a stored sequence and automatically print out the	 l:^
results. Because LOGSIM can accept finite risetimes and accommodate gates with
variable delay, the program can be used to check for timing tolerance or race co 'ji-
tions. If the program encounters such a timing problem, it will print a spike, which
	
1
Is to be interpreted as a possible timing problem..
3. AGAT Program (Automatic Generation of Array Tests)
r
In testing the fabricated chips for correct functional operation, a,^est sequence
was generated that not only verifies that the finished array performs the required logic
function, but also checks every gate in the system for the stuck at "I" or stuck at "Q"
case. The automatic generation of test sequences for
 combinatorial logic was provided
for by the Automatic Generation of Array Tests ?
 (AGAT) program. ''These bit sequences
or patterns were programmed into a programmable tester, which not only tested the
^
	
	 chips for proper operation but also identified those outputs where the error occurred;'
and the corresponding bit sequences which resulted in an error condition.
	
((,,	 is
	
f ^	 J
C^l
D. LSI CMOS MULTIPLEXER REGISTER CHIPS
All of the logic functions required to meet the specifications of thin program are
Incorporated Into two chip typos - multiplexer reglsttxr iNp, types I and 2, In this
report, chip type 1 Is referred to by its iftin ctlonal na*o t . PHU (product remainder reg-
later), or Its -RCA designation ATL 001A, Similarly,. multiplexer register chip type 2
Is referred to by Its functional name, MQR (multiplier quotient register), or its RCA
designation ATL 002A.
1. Multiplexer Register Chip Type I
The 001A register chip is a four-bit multiplexed register which not only pro-
it
vides temporary storage, but has the capability of sbIfVtng'left or right. Depending on
the direction, the shift can be one, two or four places. All the control logic required
`to make these decisions is contained on the chips. The logic content of the 001A chip
Is shown in the official logic diagrams, FU.S., 1 and 2i For ease in testing the individual
chips as well as debugging the
	 Ms the logic of the chip has been combined into a
single logic diagram as shown	 10. A Microphotograph of the fabricated 001A
chip Is shown In Fig. 3.
2. Multiplexer Register ,^hip, Type 2
The 002A or MQR chi, contains two four-bit registers, one of which Incor-
porates many of the functions fd^Wid on the 001A chip. As on the 001A the shifting op-
eration Is effected by master-sla e registers. In addition to all the necessary control
logic to control the mode of the Input multiplexers, the 002A chip also contains another
four-bit storage register using D-type flip-flops.
The 002A (MQR) chip contains ",1 00 functional transistors (In addition to the
input protective devices and other process con)
	 n	 C
"
Tonents) representi g the vime t of
112 gates. The chip measures 0. 120 x 0. 120 Inch. The 061A (PRR chip contains 350
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Fig. 2.	 Lode diagram of 001A, Part 2.
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bi
transistors, the equivalent of 111 Boolean gates. The chip measures 0, 143 x 0.123
Inch and uses 54 standard cells made up of nine different types.
The logic content of the 002A chip is shown in the official logic diagrams,
Figs. 4 and 5. As in the case of the 001A, the logic has been incorporated into ah	
single logic diagram, shown in Fig. 14. A microphotograph of the fabricated 002A
*	 chip is shown in Fig. 6.
E PERFORMANCE OF MULTIPLEXER	 ':4'R CHIP TYPES
In addition to a complete description of the detailed contents of the chips, of the 	 1
f	 approach selected for the design, and the details involved in mechanizing the design,
'
	
	
this report includes a complete summary of the static and dynamic performances mea-,
sured on 60 chips (forty 001A's and twenty 002A's). These 60 chips constituted some
of the deliverable items on the contract and as such were delivered to NASA-MSFC on
22 _September- _1041
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SELECTED APPROACH: CMOS LSI STANDARD CELL ARRAYS
This section describes the CMOS LS1 standard cell tothnique used to design and
generate the multiplexer register chips. The approach Is essentially an automatic
technique for generating precision mash artwork for LS1 arrays using design. automa-
tion techniques. The method is based on a family of custom-designed circuits called
standard cells which are stored on a library tape and which can, under computer pro-
gram control, Tyne recalled from memory to order , ,^ mechanize a specific function or
logical configuration. The method essentially consists of three components.,
1) a series of design automation computer,programs
2) a family of custom CMOS circuits called standardcells
3) a basic standard cell array topology.
A
A. DESIGN AUTOMATION COMPUTER PROGRAMS
The CMOS LS1 standard cell design automation programs are a family of computer
programs that accept as input data the logio diagram defined in terms of the standard
cells and generates an output tape containing the Instructions for an automatic plotter
to generate precision mask artwork for the LSE arrays. These programs contain the
following basic subroutines.
1. Placement Program
This program performs an automatic placement based on an algorithm which
seeks to minimize total Interconnection length and number of crossovers. The pro-
gram will continue to evolve new ptnepnivnts based on the best of the previous place-
ments for a period specifted by a program parameter. "I'lic output of the placeniont
program automatically becomes (lie Input data for the routing program,
2. Routing Program
The routing program Is designed to Interconnect the selected standard cells In
accordance with the original not list. The heurlstle algorithm seeks to minimize, total
wire length and crossovers. In addition, the program endeavors to give preference to
a metal interconnect as opposed to it P4 tunnel or diffusion Interconnection. The type
of connection made Is determined automatically by 
tile 
routing program, It the program
implements a connection, or a portion of an Interconnection, with a P+ diffused tunnel,
the program will then automatically place an N+ guard baud around the tunnel to mini-
mite tb(
,
- effect of any parasitic device that could be formed with an adjacent tunnel.
A unique feature of this algorithm Is that successful Interconnection of all the
required signals is guaranteed. The program will attempt to minimize chip area with
the constraint that the chip has boon Interconnected faithfully In accordance with the til-
put not list. When the routing program has completed tilt,, Intorconnectivity list, It will
automatically generate an output data format that Is accepted by the artwork program
unless optional manual Intervention occurs. In order to facilitate uniform bonding pad
placement on tile perimeter of the chip, as well as to Improve the performance r,,f the
array, the optional manual intervention mode will be exercized, To aid in effe eting
the manual changes desired, a manual modification program Is used. With the use of
this program tilt the required manual changes are effected. To ensure that these changes
have been Implemented correctly, a composite plot Is made oil a local plotter whose
output Is of sufficient accuracy to provide the required checking. After the modified
wiring has been checked and verified, a data format containing tile required placement
and routing Information is generated that is accept&I by"the artwork program.
3. Artwork Program
The artwork program takes the ^W-Ilffied output of the placem(int, and i-outing,
program, combines It with the circuit and cell data retating to those stared cells which
area used In the particular logic, and generates a mugnet;v tape that contains lilt the
4
necessary instruction and Information that results to the generation of the seven-loved
mask artwork (usually at 80X) using a Gerber automatic plotter,
B, STANDAim" CELL CIRCUIT FAMILY
The standard-cell circuit library Is a set of logic circuits that have been defined,
•	 configured, designed, topologically laid out, chcaod, antilyzod, stmulated, validated
and then stored permanently. The cells range In complexity from a two-dovice Inverter
to complex super cello having more than 20 devices. The present standard colt family
consists of more than 40 "Its.
The standard cell designation to used because all cells In tho family must be multi-
ples of a standard height. All Input anqoutpll connections to each call are made via
the input/output cell pads located at the b'6' ttom, of each cell,
Table I contains a list of the cell types and functions that are used In the multi-
plexer register chip type 1. Nine standard cell types are used to Implement the logic
of the 001A chip type.
Table 2 contains the standard cell circuit complement for multiplexer register
chip type 2, the 002A array. This array type uses 11 standard cell array types, two
of which are flip-flops, Cell 1820 Is a D-type master-slave flip-flop operating with a
positive pulse. Cell 1830 is a D-type storage flip-flop.
C. STANDARD CELL ARRAY TOPOLOGY
An Integral part of the standard-cell approach centers on the design and layout of
the standard cell array topology. The topological layout was designed to be compatible
with the available process and design rules, white allowing the design automation com-
puter program to lay out an optimized topology. The microphotographs In Figs. 3 and
6 are examples of the basic layout. The row of back-to-bacU cells with a oommon
ground between them is characteristic of the standard cell topology. If more rows are
14
1 ^„	 TABLE 1. 00IA STANDARD CELL CIRCUIT COMPLEME^!T
CEL1. NUMBER CELL NAlvic./v UNCTION
1110 Inverter
1120 Two-input NOR
1120 Tbrec-input NOR
1140 Four-input NOR
1220 Two-Input NAND
1020 Twos-input AND
1500 2-2-2-2 AND -4 NOR
1810 Iatvet•ttn	 buffet Nt+	 I
1820	 D-type mastor-slave flip-flop
TABLE 2. 002A STANDARD CELL CIRCUIT COMPLEMENT
CELL NUMBETt CELL NAME/PUNCTION
1120 Two-input NOR
1130 Throe-Input NOR
1140 Pour-input NOR
1310 Inverting buffer No, 2
1520 Double buffer
1620 Two-input AND
1630 Three-Input AND
1640 Four-input AND
1820	 / D-type master-slave flip-flap
1350 D-type storage Blp-11op
1890 2, 2, 20 - s NOR 3
required, the program will supply thorn, following the format Illustrated In the two
mieropbotographs. P-typo and N-type test translators, with pads large enough to
facilitate probing, are automatically Incorporated into every chip. Also character-
is"em of all the standard cell arrays is a ground bus which runs on the outside Perim-
oter'-bf the chip. The availability of this ground bus provides a ground return for the
diodes used In the protective devices on, all Inputs.
Section III
O
STATIC AND :DYNAMIC PERFORMAN^E OF
MULTIPLEXER CHIPS
A. MULTIPLEXER REGISTER CHIP TYPE 1
The multiplexer register chip type 1 - PRR (ATL 001A)* is a four-bit multiplexed
register utilizing botl6locked and di-:ect outputs. 	 Multiplexing of the inputs provides
the capability of shifting left or right as well as passing unshifted data.
	
Shift modes
o available are a one- or four-bit right_ shift 'or a one-, two- or four-bit left shift.	 Con-
trol logic on the 001A controls the ,mode of the input multiplexers.
The 001A is fabricated on a 123 mil by 143 mil die.	 Implementation of the desired
logic functions is achieved by using 54 standard cells (nine standard cell types), which
contain 350 transistors and the equivalent of 111 gates.
The following section describes the static and dynamic tests run on the PRR chips. p
These tests include functional testing, leakage, life tests and propagation delay. 	 All
tests were conducted with a 10-V supply Voltage and 10-V input pulses.
	
In addition, r
propagation delay measurements were made with a 5•-V supply voltage and 5-V input
pulses. 1
*The multiplexer register chip type 1 is referenced in this report either by the abbre-
viation PRR or by the number 001A.	 The PRR abbreviation refers to the.: essential
function of this chip, the product remainder register.
	 The 001A is an internal num-
ber assigned to the chip by the Advanc ed. Technology Laboratories of RCA.
	
The num-
ber Is "a convenient and necessary one if an}-additional information on this chip type 	 „/ ?is required. a
1? ,ii,
Fx, Logical, Functionality
A comploto scat of oomputor generated) test 140cluelloos was tapplivil to 010 itaputs
of till 001A. oldp4 to cheek the functionality of tall of lira Wtvenal logic,
2. Leakage
n, Statics Loakqge
Static leakage current wits measured In t1te ground line of all the 001x1,
chills. The moasua omonts were stands with all the inputs tied to ground alad 0101t with
r all inputs tied to the supply voltage (+10 V), Aleditap leolttago :for the 001A clalps was
1 µ,A, toad they tuoditua statio power dissipation was 10 µW per chip. The .sttttia lankago
test setup tat shown in V19 7, tattd the: tort results for t3to P1111 array tiro pre onted In
Table S. The Otips listed in. this trains are to portion of the CM48 stand=ard cell: ftVrays
delivered to NASA►-MSFc.
.,	 t
t	 b, Rynamie Leakage
Dynamic loakage ourrent wits ttae :asurod, In the grouvid line of four 001A
chips for clock frequoncies up to 1 N111z, All f0ua, of the. MIA 's
 
muster -slave i'lip-
flops were sianaaltaneously clooked during this t4, From the ctyntu1110 leftithgo Giros
h1con, it graph of the average power dissipation pea, chAp vs, clook frequcaacy wits goat-
(,rated (see Fig, 8).
i
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TABLE 3. OOIA STATIC LEM4WECURRUNTS
BATCH
NUMBER
CHIP
NMIDW R
ToL-"Ah*AGJ',', CURR),-,NT
A)
INKITS AT INPUTS AT
(311MIND lov
7123F 9 4000 151700
7123F 12 2100 1650
7123F 17 1
7128C 1 4 LI O 0.8
7128C 2- 2,3 110
7128C 3 0.4 1.0
7128C 0.7
. 71280 6 3.0 46
7128C 7 0.4 0. 4
7128c a 1600
7126b 2 0.3 013
71281) 4 0.1 4 0. 4	 12
71281) 6 0.3 1,7
713SE 3 6000
713SE 4 <	 1
7135E 5 180
7135E 8 1 6. 5
7136E 10 1 1
-1136r, 1 0. 4 01.1
7135F 2 01,11 01.1
7135F 5
7135F 7
7136F A
7135F 10 <	 ^j
7135r 12 1
I
BATCH
NUMBER
CHIP
NUMBER
LEAKAGE CURRENT
(U
INPUTS AT INPU T'S AT
GROUND 1QV
7136F 14 1; 1
7136F 15 1 1
7136F 16 <	 1 <	 1
7136F 19 <	 1 <	 1
7136F 20 <	 1 <	 1
7135F 22 1 <	 1
7135F 23 1 1
7135F ^G <	 1 1
7135F 23 <	 1 1
7135F 23
7136E 30 35 <	 1
7135F 31 <	 1 30
7136F 32 <	 1 <	 1
7136F 33 <	 I <	 1
7135F 35 1 1
,4
TABLE 3. 001A STATIC LE, ANAGE CURRENTS
(Continued)
Own. CMOS chip, the average dynamic power dissipation is direetly re-
lated to the energy required to charge and discharge the circuit capacitance to its e -
trome voltage. Alost simply, each capacitance is charged and discharged to die supply
voltage. In the general case, however, dynnnnic power dissipation is proportional to
the effective system capacitance, the pulse repetition. froclum and the square of the
effective voltage swing. On a single-chip basis, power dissipation is given lay,
2	 (>
pchip	 Fquiescent `^ Coff^clonl. V off	 x
4
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Fig. 8. PRR (0011) average power dissipation vs. clock frequency.
From_ Fig. 8 It can be seen that the CV2f losses associated with chip op-
eration at even moderately slow cloak frequencies are still aeveral orders of nmagiAtude
greater than the quiescent chip power dissipation.
9. Life Tests
a, Elevated Temperature Leakage
A static leakage life test at elevated temperatures is presently being, coil-
ducted on two P.RR chips. The test was started on 8 July 11171 and includes data fo r
temperatures from 2500 to 100°C. Present plans call for the test to continue. to 125 °C
before a temperature cycling routine is initiated. Provisions to check the dyna mica
performance of the 001A's under test have been Included its the test sequence. To datte,
no dynamic failures have occurred. Condensed data on the static leakage life test is
presented. In Table 4. a
s
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TABLE 4. 001A STATIC LEAKAGE LIFE TEST AT ELEVATED TEMPERATURES
DATE TEMPERATURE(,C)
LEAKAGE
TEST CHIP 1
(AA)
LEAKAGE
TEST CHIP 2
lµ Al
7/8/71 25 25 0.014
7/9/71 60 33 0.055	 -
7/12/71 _80 41
7/10/71 60 41 0,15
7/30/71 60 41.5 0.16
8/6/71 60 42 0.19
8/12/71 60 42 0.20
8/18/71 60 42 0.18
8/30/71 60 42 0.20
9/10/71 85 43. 5/ 0.40
9/13/71
_	
85 43.5 _ 0. 21
9/21/71 85 43.5 0.22
9/28/71 85 44.5 0.21
10/5/71 85 44 0.21
10/12/71 85 43.5 0.21
10/18/71 85 43.5 0.19
10/25/71 100 46 0.23
1.1
b. Dynamic Performance at Ambient Temperature
li f
^f	 Two CMOS LSI standard cell chips, the ATL -NASA teat chip and the ATL-
000, have been under continuous dynamic stress at 25 0C since 28 May 1971. No de-
gradation in dynamic performance has occurred.
f
i
1
!	 22
j
{
4. Propagation Delay
a. Propagation Delay of Master-Slave Cell 1820
The No. 1820 master-slave flip-flop cell is used on both the 001A and
002A chips. This flip-flop, shown in detail in Fig. 0, is a single-input D-type master-
slave register in which not only can the data, D, be Jam-transferred into the master
register (the combination of G3 and G4), but the input can be multiplexed from a com-
mon bus because of G2, which is used to isolate the D Input line from the master
register. The Jam-transfer capability with a single input arises out of the special high
impedance (low capacitance) characteristics of the CMQS technology combined with the
special design of they G2 and G4 gates. The GPI gate is designed with very low conduc-
tance devices that keep the output Impedance of G1 high enough so that it can be driven
directly from the data, D, through G2, but low enough. that It can hold the stored data
In the master register, which consists of G3 and G4. Gate G5 Is a bidirectional switch
that is used to isolate the slave register, GO and G7, when new data is being stored in
the master. Figure 10 shows the complete logic contained on the PRR (ATL 001A) chip.
J	 A data input pulse to the 001A (or 002A) passes through three stage delays before reach-
ing the master-slave flip-flop. The clock pulse passes through two stage delays, and
the output from the master-slave flip-flop passes through one stage delay before reach-
ing the output of the cWfi . The internal stage delays on the chip guarantee that the
propagation delay associated with the master-slave flip-flop will be no worse than the
delay measurements made at the inputs and outputs of the chip. This condition is illus-
trated in Fig. 11.
The solid lines represent waveforms at the inputs and output of the chip,
while the dashed lines represent waveforms at the inputs and output of the master-slave
flip-flop, As can be seen; chip time delay measurements are always greater than or
equal to the master-slave time delays. Three timing measurements were made; on the
001A master-slave flip-flops. The first measurement is designated the "ripple through"
time, which is the minimum time necessary to place a bit of Information at the flip-flop
er
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	 input, clock the information into the master and then into the slave. The ripple
through timing waveforms are shown in Fig. 12. As shown in Table 5, for 10 -Nr
T	 T
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Fig. 12, Ripple 'through timing waveforms.
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TABLE 5 RIPPLE THROUGH TIME
10-V OPERATION
BATCH
NUMBER
CHIP
NUMBER
OUTPUT NODE
CAPACITANCE
(pE)
TIME
DELAY
IN OUT
I J-(ns)
TIME
DELAY
IN OUT
I	 -1„
(ns)
:INPUT
PIN
OUTPUT
PIN
7128C 7 1110 143 116 24 11
7128C 7 10.8 134 110 26 16
71280 8 1110 164 133 24 11
71280 8 11.'2 160 129 26 16
7128C 7 29 162 120,, 24 11
71280 8 29 184 140 24 11
7128C 7 111 243 167 24 11
7128C 8 111, 276 181 24 11
5-V OPERATION
TIME TIME
OUTPUT NODE DELAY DELAY INPUT OUTPUTBATCH CHIP CAPACITANCE IN OUT IN OUT PIN PINNUMBER NUMBER OF) f f Z I(ns) (ns)
7128C 7 11 500 350 24 11
7128C 7 29 560 380 24 11
7128C 7 111 790 450 24 11
k
k
operation and an average total output node capacitance of 11.0 pF, the average tithe
delay between a rising input edge and a rising output edge was 150 ns. Average time
3i
`	 delay between a falling input edge and a falling; output edge measured 122 its.
The intrinsic capacitance associated with an output node, the packaging
capacitance, the wiring capacitance and the scope probe capacitance combine to ,gon-
'	 orate an output capacitive load of from 9a 5 to 13.0 pF, One set of propagation delay aiata
>	 t
27
t 	 .
on all PUR anti MQU chips was taken at this output loading condition. Additional
propagation delay measurements were made with as much an 100 pF of oxtra
capacitance loading the outputs.
The second delay ma3urement made on the mastor-slave flip-flops was
the "clock-out" time, which Is the time delay between the activation of the slave (telling
edge of the clock pulse) and the appearance of the slave information at the output of tile
chip (see Fig. 13). Representative clock out data to presented in Table 6. For 10-V
INPUT
CLOCK
OUTPUT
T	 T
OOIA CL OUT "KCL OUT	 0141	 MIN, CLON.0
0
	
MIN,
 T
CL OUT 002A	 CL OUT 002AL I	 L I
Fig, 13. Clock-out and minimum clock width,
operation and an average total node capacitance of 10. 2 pfo the average time delay be-
tween a falling clock edge and a rising output edge measured 70 ns. The average time
delay between the falling clock edge and the falling output edge was found to be 51 ns.
The third test made on the PRR (001A) master-slave was the determina-
tion of the minimum clock pulse width necessary to transfer information Into the master.
The test was conducted by placing a bit of information at the Input of the mastel—slavv
flip-flop and Increasing the clock pulse width until the bit of Information was passed
5-V OPERATION
Input Pulse; pin 28
Output Pulse: pin 8
Clock Pulse.- pins
14, 15.
BATCH
NUMBER
CHIP
NUMBER
OUTPUT NODE
CAPACITANCE
TIME
DELAY
CL OUTL(ns)
TIME
DELAY
CL OUT
(no)
7135E io 10.8 60 51
7128C 7 9.9 65 49
71280 8 9.91 71 51
7135F 10 28.8 90 72
71260 7 27.9 80 65
7123F 17 98..3 97 64
7135E 2 110,8 200 115
7135E 7 11111 225 137
7135F 10 110.8 196 141
TIME TIME
OUTPUT NODE DELAY, " DELAYBATCH CHIP CAPACITANCE CL OUT CL OUTNUMBER NUMBER (PF) L I I
'(ns) (ns)
7128C 7 11 245 107
7128C 7 19 306 132
71280 7 111 528 208
TABLE 6. 001A CLOC'K-OUT TIME
10-V OPERATION
through the master-slave flip-flop. For 10-V operation, the minimum clocic pulse
width averaged 22 ns, independent of output pin loading. For 5-V operation the mint-
mum clock pulse width averaged 80 ns for the three chips tested at 5 V.
b., Multiplexed, Direct Output Propagation Delay
Input data to the four master-slave flip-flops on the PRR chip is inverl
and brought out on output pins 10, 12 9 17 and 18. Propagation delay was measured
29
from the multiplexed inputs of tho PRR chip to these direct outputs. The data Patti that
was measured was from Input node 0 to output node l..I (see Fig. 9). Typical prop-
agation delays for this path are shown In Table 7. For 10-V oporationand an avorage
total output node capacitance of 11 . 3 pVt the propagation delay from a rising edge In-
put to a rising edge output averaged 65.6 ns and the delay from a falling edge Input to a
falling edge output averaged 79. 6 ns.
TABLE 7. 001A DIRECT OUTPUT PROPAGATION DELAY
10-V OPERATION
BATCH
NUMBER
CHIP
NUMBER
OUTPUT NODE
CAPACITANCE^?
(pr)
TIME
DELAY
IN OUT
_r	 J-
015)
TIME
DELAY
IN OUT
-L	 I
(ns)
INPUT
PIN
OUTPUT
PIN
7128C' 7 1115 66 78 28 1s
71280 7 10.7 64 110
7128C 8 11.5 71 87 28 18
7128C 8 10.8 66 87 38 12
7128C 7 33.5 94 95 28 18
71280 7 32.7 94 95 38 12
7128C 8 33.5 99 104 28 18
7128C 8 32.8 101 108	 138 1 12	 1
5-V OPERATION
TIME TIME
BATCH CHIP OUTPUT NODE DELAY DELAY INPUT OUTPUT
NUMBER NUMBER CAPACITANCE(pr')
IN OUT
_F	 _F IN OUT PIN PIN
(ns)
7128C 7 10,5 133 178 ^4!I 10
71280 7 28.5 182 196 24 to
7128C 7 110. 5 410 270 24 10
Eo. Stage Delay
Average stage delay for a data path is defined as the pro p; g'ation delay
associated with that data path divided by ;%be number of stages In the path. Tile average
stage delay was calculated for three paths in the PRR chip. They are the "ripple
through" path, the "clock-out" path and the "multiplexer direct output" path. These
three paths (see 'Fig. 9) represent signals possing from nodes 1 to G, 4-5 to 6, 1 to 3,
respectively. The average stage delay for each of these paths is presented in Table 8.
TABLE g . AVERAGE STAGE DELAY (10-V OPERATION)
BETWEEN NODES
AVERAGE
PROPAGATION
BELAY
(ns)
AVERAGE
NUMBER
OF
STAGES
AVERAGE
STAGE
DELAY
(ns)
_
1 _6 f -r 150* 8 18.8
L 11 6 _- .122' 8 15.3
1 f4-5 6 ?0 5 14
4-5 6 -1L. 51 5 10.2
1 3 f f 65.6 4 16.4
1 3 "L 79.6 4 19.9
*Includes time to
clock data from
input to master
and from master
to slave output.
B. MULTIPLEXER REGISTER CHIP, TYPE 2
The logic for the multiplexer register chip, type 2, MQR (ATL 002A)*, is con-
tained in Fig. 14. Otte of the two four-bit registers included on the MQR chip incor-
porates many of the logic functions found on the PRR chip. One register has multi-
plexed inputs which allow the passage of unshifted data, a right shift of four bits or a
1 ',,t shift of one or two bits. Master-slave flip-flops ar'e utilized as the storage ele-
ments. Control logic on th^ MQR array controls the mode of the input multiplexers.
*The multiplexer register chip type 2, is referenced 3n this report either by the abbre-
viation MQR or the RCA-ATL number 002A.
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,Also included un till' 1IQH chip a rc lour cctt,tjqtv r hits using D - type nil, - flon . . No
shift capthility Is ptnivided in this register, 1111p1c111cnt:tion of the desired logic fun,•
titolts Is achieved by using 42 standard c4.11s (1:1 etUualArd cell t)jwsl. Which reprc ^t Ill
:400 transistors or 112 gates. I'hc chill 11lcitsures 0. 120 x 0. 120 Inch.
Milli v of the Iests conducted o11 tilt , Plitt , lips arc si111ilar to WAS pe14or11led o11
the	 chips. F'or this rensott. frct tucnl rcferencc Hill he 111:04 . t„ 1 1 I01 test e\pllkn-
ittions.
The ft • sts conducted on tilt , Niglt chills fall under the general heluiings ( if I'u11ctio11al
testing. Icakngc and 1-.ropagation delay. All tests wt-re conducted \%-ill' .1 10-V supply
t-oltage .11111 10-V input pulses. In addition, all 11rop:gatio11 delay 111ea ski t •cnlcnts were
rtnthlt • tcd "fill a 5-\' suppl y voltage and 5-V input l/ulses.
!	 Fullclio nal TvSling
ro11lplete set of computer generated logical colttii Ito its \%as Applied 14  lilt
inputs of All of the NIgl( chips to cltccl, lilt, correchless of tic internal logic.
I t4. kat_
:1. Static Leakage
^itatic lelik:ge current was ntcasur4.0 in the ground line ( if :111 of the chips
with lilt inputs tied to ground. F igttre 7 shows flit , 1 iglt static leakage lcst setup.
Ntedian leakage for the chips was 1 µA; Ihert , fore. the 111cdiall static powcl
^t.lr IU N11' per chip. 'faille !1 shows flit- rt'sults for file static leakage Icsts.
h. i)vnamie Leakage
Iw1Ntltlic Icakage t •11rrviit waS fill '.lStll • t'd ill the 1;1'1111110 11114' of folll' t\Il^tt
chills for clock frettut'11cies up to l Nmr.. I'hc four mister-slave flip-flops and tilt-
four I1 - tYpe flip - flops \wry sinuiltativously clocked thlrin l•. the dynamic , Icak:ge test.
TABLE 9. STATIC" LEAKAGE _ MQR CHID
BATCH NQ. CHIP NO.
STATIC
LEAKAGE
(µA)
HATCH NO. CHIP NO
STATIC
LEAKAGE
(U A)
7135E 1 < 1 713 511 11 <	 1
71350 2 1 713511 12 <	 1
7135E 4 1 7135H 13 1
71350 5 550 7135H 14 360
7135H 1 < 1 713511 15 c	 1
I
7135H 2 < 1 7136,11 10 18
7135I 5 t 1 713511 17 <	 1
7135H 0 G 1 7135I'1 18 <	 1
713511 8 40 713511 21 1.2
713511 10 < 1 713511 23 <	 1
Clock pulses were entered on pins 12, 13, 34 and 35. Data was entered to the eight
flip-flops at half the clock: frequency on pins 5, 7, 0, 11 and 22. Pins 16, 21 and 36
were grounded and supply voltage was applied to pins 1, 5, 7, 0, 11-15, 17, 23 24,
26, 20 and 39. The pin connections to ground and supply voltage were also used for
all other dynamic tests.
Figure 15 shows the average power dissipation per chip vs. clock: fre-
quency. Similarly, as with the PRR chip, dynamic power consumption of the 002A
chip is several orders of magnitude greater than static power consumption for even
moderately slow clock frequencies (0.31 -0. 5 MHz).
Pxo^a^rition Delay
a. Propagation Delay of Master-Slave Flip-Flop
Three propagation delay measurements were made oil the data paths,
which include the No. 1520 master-slave flip-flops. The propagation delay
x
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measurements made on the 002A
	
rogjstor were the "ripple , through' ,
 time,
the "eloolt-out" nitre mid file "m inimum, aloc k pulse width, " The descriptions for
those tests are the s ime as those for talc: 111M, (001A) oltip,
Tile dial test patlis involving tale Inisster-slave Clip-flops for Mar. 0014, sttd
002A tire 14outleal lit ittnctlon, The 1AQ11 111ttster-shave data, ptatlt is implemented dif-
t'erootly Omit the 001A itt two respects.- 1) the 001.A[Juput multiplexers are 2, a, 2, µ
AND - 4 NOU grates, wltile file 00.0r1 luput multiplc,<ers are 2, 2v 2 a1ND - 3 NOlt gatos,	 a
and 2) the output clads►er oil 	 002A Wilp is itargor thtan thta.t oil the PRR ellip,
11oprosvotative ripple through propagation delay data is shown In '1`t hh, 10.
For  10-V operation the average propaptiot) delay for a rishig edge hiput pulse is 12)Q its
1
atucl for 1) falling edge is 109 ias, for tut tt.a}oi ago total output oode eaptivi timeo of 14, 4 ICI,"F
1
7
...-	 e+++=-^ ....:-w-	 a	 uwE-+wwwx+rp+r.^
TABLE 10. 002A (MQR) RIPPLE THROUGH TIME
10-V OPERATION
_
LATCH
NUMBER
CHIP
NUMBER
OUTPUT MODE'
CAPACITANCE
(PF)
TIME
DELAY
IN OUTI^-
(ns)
TIME
DELAY
IN OUT
^ -L
.(ns)
INPUT
PIN
C)►U'1"PU7`
PIN 
7135G 1 14.8 120 105 22 32
7136H 1 14.3 131 109 22 32
7135H 2 14.1 125 x11 22 32
71351 5 11. 3 128 110 22 32
7135G 1 32.8 134 120 22 32
713511 1 32.3 142 120 22 32
7135E 1 114.8 177 156 22 32
7135H 1 114.3 181 156 22,.:, 3^
5-V OPERATION
TIME TIME
HATCH CHIP OUTPUT NODE DELAY DELAY INPUT OUTPUT
NUMBER NUMBER CAPACITANCE IN OUT IN OUT PIN PIN(pp) j- -L1
(ns) (11s)
7135E 1 14. 8 244 212 22 32
7135G 1 32.8 256 228 22 32
7135E 1 114.8 324 280 22 32
Representative clock-out data for the 002A is presented in Table 11. With
an average total output node capacitance of 14.4 NF, the average time delay between
zi Balling clack edge and a rising output edge was 56 ns. The average time delay be
i tween a fulling clock edge and a falling output /edge measured 4.7 ns. I'lhe cloaks-out
timing waveforms are shown in Fig. 13.
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TABLE 11, 002A (MQR) CLOCK-OUT TIME
10-V OPERATION
5-V OPERATION
4
BATCH
NUMBER
CHIP
NUMBER
OUTPUT NODE
CAPACITANCE
OF)
_ TIME
DELAY
CL OUTI s(ns )
TIME
DELAY
CL OUTI I
(ns)
7135E 1 14.8 54 40
713511 1 14. 3 55 45
713511 2 14.1 58 51
713bi1-i 5 14.3 55 46
7135E 1 32.8 GG 59
7135H 1 32.3 GG 50
7135E 1 114.8 110 98
71359 1 114.3 116 94
^t
r:
Input Pulses - pin 122
Output Pulse - pint 32
Clock - pins 34, 35
TIME TIME
OUTPUT NODE DELAY DELAYBATCH CHIP CAPACITANCE CL OUT CL OUTNUMBER NUMBER (pr) I T  Z
(ns) (ns)
7135G 1 14.8 113 101
7135E 1 32.8 130 119
7136G 1 114.8 212 172
The average minimum; clock pulse: svWth necessary to transfer infornxa
tion into the master of the MQR master -slave flip-flops was 22 ns at 10-V operation.
The minimum cloak pulse width is independent of the output node capacitance.
tE
b. Propagation Delay of D-Type Flip-Flap
The 002A array has four D-type flip-flaps per chip, each of which bas a
single input, single output mid a common 	 D-type flip-flop cell configuration
c	 ,
and pin numbers are shown in Fig. 16. Two delay measurements were made oil
D flip-flop. They are designated as the "direct feedthrough'" time and the I 'D clocked,
output" time. In the direct feedthrough test, the clock inputs (pins 12 and 13) to the D
flip-flops were held high so that Input information could pass directly through the flip -
flop. Propagation delay was measured between the input and output of the flip-flop, For
the D clocked output tests a data level was placed at the input of a D flip-flop and then
the clock input was enabled (rising edge pulse), The propagation delay was measured
between the enabling clock edge and the flip-flop output. The timing waveforms for file
direct feedthrough and We D clocked output testa are shown In Fig, 17,
Representative data for the direct feedthrough and D clocked output Wsts
Is presented in Table 12. For 10-V operation and an average total node capacitance of
10. G pF the average direct feedthrough propagation delay associated with a rising edge
Input is aG ns. For the falling edge input the average propagation delay is 33 ns. For
the D clocked output test, the average delay from a positive clock edge to a positive
output edge is 50 us. From a positive clock edge to a falling output edge the average
delay is 53 ns.
r,
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Fig. '16. D-type flip-flop on 002A chip.
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DIRECT FEEDTNROUGN
CLOCK (PINS 12,13)
INPUT (PIN 5)
OUTPUT (PIN 4)
t
It,
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D CLOCKED OUTPUT
INPUT (PIN 5)-
CLOCK (PINS 12,13
OUTPUT ( PIN 4)
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Fig. 17. D-type flip-flop waveforms.
c. Average Stage Delay
The average stage delay is calculated In Table 13 for cane;]( of the four do-
lay measurements made on the master-slave and 1)-type flip-flops. 1.010 number of
stages involved in each measurement can be determined by referring to V1g. J for the
waster-slave flip-flap tests and to F1g. 14 for the l)-type ft-flop tests.
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TABLE 12. DIRECT FEEDTHROD UGH, D CLACKED OUTPUT
10-V OPERATION
BATCH CHIP
s %
OUTPUT NODE
CAPACITANCE
DIRECT FEED-
THROUGH
D CLOCKED
OUTPUT
TIME TIME TIME TIME
NUMBER NUMBER (CI DELAY DELAY DELAY ,DELAY12,x3 3	 4I I "L ,^ J"	 ^ r
(ns) (no) (no) (ns)
7136H 1 10.6 39 36 52 54
7135E 1 10.7 36 33 48 52
71351 1 28. 6 58 47 70 60
7135G 1 28.7 51 45 63 64
7135H 1 110.6 130, 91 143 110
7135G 1 110.7 118 93 125 110
5-V OPERATION
BATCH . CHIP OUTPUT NODECAPACITANCE
DIRECT FEED-
THROUGH
D CLOCKED
OUTPUT
TIME TIME TIME TIME
NUMBER NUMBER
SIT
DELAY DELAY DELAY DELAY
5	 4 5	 4 12 0 13	 4 12.19	 4
f
-(ne)f t(no) (no) (ns)
7135H 1 -- 10.6 63 76 102 114
7135H 1 28.6 99 101 140 136
71351 1 110, 6 238 177 292. 222
C. SUMMARY
A summary of the overage values of all data taken on the PRR and Molt chips Is
presented In Table 14. All average values sJwwn are for 10-'V operation and no cxtar-
nal; output capacitance,
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BETWEEN NODES
AVERAGE
PROPAGATION
DELAY
(ns)*
AVERAGE
NUMBER
OF
STAGES
AVERAGE
STAGE
DELAY
(no)
2G X 126* 8 15.8
2 6 L 1 109* 8 13.6
4-6 6 Z.	 ,. 66 5 11.2
4-5 6 Z -l.. 47 5 9.4
z 10 ,, j' f 30 3 12
z 10 'L 1 33 3 11
8-3 10 J' Jr 50 4 12.6
8-9 10 ...r 1.. 53 4 13.3
RIPPLE
THROUGH
CLOCK-OUT
E
DIRECT
!	 FEEDTHROUGH
D CLOCKED
OUT
i
*Includes time to clock data from input to master and from master to slave output.
TABLE 13. 002A AVERAGE STAGE DELAY
10-V OPERATION
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Section IV
CONCLUSIONS
The required logic for the register and multiplexer units was Incorporated into the
design of two chip types —,multiplexer register chip, types I and 2. These LSI arrays,
which used the CMOS circuit technology, were designed and fabricated by using the
standard cell design automation technology. This technology uses a se'rics of design
automation computer programs, combined with a fai4ily of previously designed and
stored circuits called standard cells, to generate precision mask artwork for the LSI
CMOS arrays.
Multiplexer to gi ster chip type I is fabricated on a 0. 143 x 0. 123 inch c1dip. The
logic is implemented by using nine standard cell types for a total of 54 standard cells,
This Involves more than 360 transistors and has the functional equivalent of Ill gates.
Multiplexer register chip type 2 is fabricated on a 0. 12 x 0. 12 Inch die. it uses 13
standard cell types for a total of 42 standard cells. The chip contains more than 300
transistors, the functional equivalent of 112 gates.
The circuits are housed In hermetically sealed 40--pin dual-inline ceramic pack-
ages and subjected to the standard )(C qualification testing procedurer5. To pass the
initial, screening, all circuits were tested f&,
 correct functional operation. Sub,^equent
screening Included static and dynamic leakage testing, followed by extenstv dynamic0 , 	 I
performance testing.
Sixty units (forty ATL 001A's -and twenty ATL 002A's) were delivered as required
by the contract. Over 40 of these units yielded static currents of less than I AA for a
total static dissipation of less than 10 gW at 10 V.
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Several of the units were subjected to static and dynanite life tooting at elevated
temperatures. In addition to Uw'i`,Ktenolvo tooting at 10 Vo the results of which are
documented In this report, many ti, tbo units were tested dynamically at 5 V, This In-
eluded propagation delay measurements through lode circuits to the maximum shift-
ing rate of the D-typo master-slave register, At 10 V sonic registora shitted data at
a 14-MHz rate, and at 5 V the units operated at a 6. O ­Mlz rate.
or
r	 ^	 L
i
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